

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | ICATION NO. FILING DATE |            | FIRST NAMED INVENTOR  | ATTORNEY DOCKET NO.   | CONFIRMATION NO. |  |  |
|-----------------|-------------------------|------------|-----------------------|-----------------------|------------------|--|--|
| 10/735,518      | 10/735,518 12/12/2003   |            | Michel Marty          | S1022.881073US00 1577 |                  |  |  |
| 23628           | 7590                    | 08/29/2005 |                       | EXAM                  | EXAMINER         |  |  |
| WOLF GRE        | ENFIEL                  | D & SACKS  | WILSON, CHRISTIAN D   |                       |                  |  |  |
| FEDERAL R       |                         |            | ART UNIT PAPER NUMBER |                       |                  |  |  |
| 600 ATLAN'      | TIC AVE                 | NUE        |                       |                       |                  |  |  |
| ROSTON N        | 4A 0221                 | 0-2211     | 2891                  |                       |                  |  |  |

DATE MAILED: 08/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

|   |  |   | <u> </u>   |  | 19           |  |  |  |
|---|--|---|--|--|--------------|--|--|--|
|   |  | Applicat  | ion No.  | Applicant(s)   | R,           |  |  |  |
| Office Action Summary   |  | 10/735,5  | 518  | MARTY ET AL.   |              |  |  |  |
|   |  | Examine   | or   | Art Unit   |              |  |  |  |
|   |  | Christian   | Wilson   | 2891   |              |  |  |  |
| Period fo   | The MAILING DATE of this commun<br>or Reply  | ication appears on th   | e cover sheet with the   | e correspondence addi  | ess          |  |  |  |
| A SH<br>THE<br>- Exte<br>after<br>- If the<br>- If NC<br>- Failu<br>Any   | ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comr e period for reply specified above is less than thirty (5) period for reply is specified above, the maximum st ure to reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b). | ICATION.  of 37 CFR 1.136(a). In no e nunication.  so) days, a reply within the statutory period will apply and we will, by statute, cause the ap | vent, however, may a reply be<br>atutory minimum of thirty (30)<br>will expire SIX (6) MONTHS fr<br>plication to become ABANDO | e timely filed<br>days will be considered timely.<br>om the mailing date of this com<br>NED (35 U.S.C. § 133). | ımunication. |  |  |  |
| Status  |  |   |  |  |              |  |  |  |
| 1)⊠   | Responsive to communication(s) file  | ed on <i>24 June 2005</i> .   |  |  |              |  |  |  |
| 2a)□  | This action is <b>FINAL</b> . 2b) This action is non-final.  |   |  |  |              |  |  |  |
| 3)□   | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.  |   |  |  |              |  |  |  |
| Disposit  | ion of Claims  |   |  |  |              |  |  |  |
| 5)□<br>6)⊠<br>7)□   | Claim(s) 1-16 is/are pending in the application.  4a) Of the above claim(s) 8 and 9 is/are withdrawn from consideration.  Claim(s) is/are allowed.  Claim(s) is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or election requirement.  |   |  |  |              |  |  |  |
| Applicat  | ion Papers   |   |  |  |              |  |  |  |
| 10)⊠  | The specification is objected to by the The drawing(s) filed on <u>12 December</u> Applicant may not request that any objected that any objected to the oath or declaration is objected to   | e <u>r 2003</u> is/are: a)⊠ ection to the drawing(s)<br>g the correction is requ  | be held in abeyance. ired if the drawing(s) is   | See 37 CFR 1.85(a).<br>objected to. See 37 CFF   | R 1.121(d).  |  |  |  |
| Priority  | under 35 U.S.C. § 119  |   |  |  |              |  |  |  |
| <ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul> |  |   |  |  |              |  |  |  |
| 2) Notice 3) Information  | nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review ( mation Disclosure Statement(s) (PTO-1449 o er No(s)/Mail Date  |   | 4) Interview Summ Paper No(s)/Mai 5) Notice of Inform 6) Other:  | ary (PTO-413)<br>il Date<br>al Patent Application (PTO-  | 152)         |  |  |  |

Art Unit: 2891

#### **DETAILED ACTION**

#### Election/Restrictions

1. Claims 8 and 9 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim.

Election was made without traverse in the reply filed on December 22, 2004.

## **Specification**

2. The objections to the specification are withdrawn.

# Claim Rejections - 35 USC § 112

- 3. The rejections of claims 1-7 under 35 U.S.C. 112 are withdrawn.
- 4. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 5. Claim 15 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 6. Claim 15 recites the limitation "gluing". There is insufficient antecedent basis for this limitation in the claim.

Art Unit: 2891

## Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 1-7 and 10-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gaul et al. in view of Delgado et al.

Gaul *et al.* (US 5,807,783) teaches a method of manufacturing buried connections comprising the steps of providing a structure formed of a first support wafer 12 glued onto a rear surface 6 of a thin semiconductor wafer 10 with a semiconductor element 20 formed in and above the semiconductor wafer, gluing a second support layer wafer 40 on the front surface of the thin semiconductor wafer, removing the first support wafer [Figure 7], forming interconnections 38 between opened areas of the rear surface of the semiconductor wafer, and removing the second support wafer [column 6, line 32]. Gaul *et al.* does not explicitly discuss gluing a third support wafer to the interconnections, but does describe the compatibility of Delgado *et al.* (US 5,091,331) with the current process [column 6, lines 40-50]. Delgado *et al.* teaches gluing a third support wafer on the interconnections [Figure 7]. It would have been obvious to one of ordinary skill in the art to use the third support wafer of Delgado *et al.* in the method of Gaul *et al.* since this wafer provides improved support during the dicing process [column 1, lines 35-45].

Regarding claim 2, Gaul et al. further teaches gluing using an insulating layer 14.

Art Unit: 2891

Regarding claim 3, Gaul *et al.* further teaches etching open areas in the insulating layer and filling the open areas with a conductive material [Figure 8].

Regarding claim 4, Gaul *et al.* further teaches producing areas of reduced thickness in the insulating layer [column 5, lines 40-45].

Regarding claim 5, Gaul *et al.* further teaches depositing a metal layer and forming a silicide layer [column 5, lines 45-55], but does not discuss an annealing process. It would have been obvious to one of ordinary skill in the art to use an annealing process to form the silicide layer since this is a well known method in semiconductor manufacturing.

Regarding claim 6, Gaul *et al.* further teaches covering the surface of the conductive material with a second insulating layer [column 7, lines 1-5]. Gaul *et al.* does not discuss using CMP to expose the insulating layer, but does discuss CMP to thin device layers [column 4, lines 20-25]. It would have been obvious to one of ordinary skill in the art to use CMP to planarize the conductive filling material since this is a well known planarization process for metals.

Regarding claim 7, Gaul et al. further teaches covering the structure with a bonding layer 31.

Regarding claim 10, Gaul et al. teaches a method of manufacturing buried connections comprising the steps of attaching a first support wafer 12 glued onto a first surface 6 of a thin semiconductor wafer 10, attaching a second support layer wafer 40 on the second surface of the thin semiconductor wafer, removing the first support wafer [Figure 7], forming interconnections 38 between opened areas of the rear surface of the semiconductor wafer, and removing the second support wafer [column 6, line 32]. Gaul et al. does not explicitly discuss attaching a third support wafer to the interconnections, but does describe the compatibility of Delgado et al. (US

Art Unit: 2891

5,091,331) with the current process [column 6, lines 40-50]. Delgado *et al.* teaches attaching a third support wafer on the interconnections [Figure 7]. It would have been obvious to one of ordinary skill in the art to use the third support wafer of Delgado *et al.* in the method of Gaul *et al.* since this wafer provides improved support during the dicing process [column 1, lines 35-45].

Regarding claim 11, Gaul et al. further teaches attaching using an insulating layer 14.

Regarding claim 12, Gaul *et al.* further teaches etching open areas in the insulating layer and filling the open areas with a conductive material [Figure 8].

Regarding claim 13, Gaul *et al.* further teaches producing areas of reduced thickness in the insulating layer [column 5, lines 40-45].

Regarding claim 14, Gaul *et al.* further teaches depositing a metal layer and forming a silicide layer [column 5, lines 45-55], but does not discuss an annealing process. It would have been obvious to one of ordinary skill in the art to use an annealing process to form the silicide layer since this is a well known method in semiconductor manufacturing.

Regarding claim 15, Gaul et al. further teaches covering the surface of the conductive material with a second insulating layer [column 7, lines 1-5]. Gaul et al. does not discuss using CMP to expose the insulating layer, but does discuss CMP to thin device layers [column 4, lines 20-25]. It would have been obvious to one of ordinary skill in the art to use CMP to planarize the conductive filling material since this is a well known planarization process for metals.

Regarding claim 16, Gaul et al. further teaches covering the structure with a bonding layer 31.

Art Unit: 2891

#### Conclusion

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christian Wilson whose telephone number is (571) 272-1886. The examiner can normally be reached on weekdays, 7:30 AM to 4 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571) 272-1722. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Christian Wilson, Ph.D. Primary Examiner Art Unit 2891

**CDW**